


REVISIONS																					
LTR	DESCRIPTION										DATE (YR-MO-DA)				APPROVED						
REV																					
SHEET																					
REV																					
SHEET	15	16	17	18	19	20	21	22	23	24	25										
REV STATUS OF SHEETS				REV																	
				SHEET		1	2	3	4	5	6	7	8	9	10	11	12	13	14		
PMIC N/A				PREPARED BY Joseph A Kerby							DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444										
<b>STANDARDIZED MILITARY DRAWING</b>  THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE  AMSC N/A				CHECKED BY Thomas J Ricciuti																	
				APPROVED BY Monica L Poelking																	
				DRAWING APPROVAL DATE 92-12-23																	
				REVISION LEVEL																	
								SIZE <b>A</b>							CAGE CODE <b>67268</b>			<b>5962-91723</b>			
				SHEET      1      OF      25																	

## 1. SCOPE

1.1 Scope. This drawing forms a part of a one part - one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes B, Q, and M) and space application (device classes S and V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of radiation hardness assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example:



1.2.1 Radiation hardness assurance (RHA) designator. Device classes M, B, and S RHA marked devices shall meet the MIL-M-38510 specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01 1/	54ACT163	4-bit, presettable binary counter, synchronous reset, TTL compatible inputs

1.2.3 Device class designator. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
M	Vendor self-certification to the requirements for non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883
B or S	Certification and qualification to MIL-M-38510
Q or V	Certification and qualification to MIL-I-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835, and as follows:

Outline letter	Descriptive designator	Terminals	Package style
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat
2	CQCC1-N20 or CQCC2-N20	20	Leadless chip carrier

1.2.5 Lead finish. The lead finish shall be as specified in MIL-M-38510 for classes M, B, and S or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

1/ Due to internal noise problems, device type 01 does not meet the minimum  $V_{IH}$  threshold limit that is characteristic of this technology family.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-91723
		REVISION LEVEL	SHEET 2

### 1.3 Absolute maximum ratings. 2/ 3/

Supply voltage range ( $V_{CC}$ )	-0.5 V dc to +7.0 V dc
Input voltage range	-0.5 V dc to $V_{CC} + 0.5$ V dc 3/
Output voltage range	-0.5 V dc to $V_{CC} + 0.5$ V dc 3/
DC input diode current ( $I_{IK}$ ) ( $-0.5 \text{ V} \leq V_{IN} \leq V_{CC} + 0.5 \text{ V}$ )	$\pm 20$ mA
DC output diode current ( $I_{OK}$ ) ( $-0.5 \text{ V} \leq V_{OUT} \leq V_{CC} + 0.5 \text{ V}$ )	$\pm 20$ mA
DC output current ( $I_{OUT}$ ) (per output pin)	$\pm 50$ mA
DC $V_{CC}$ or GND current ( $I_{CC}$ , $I_{GND}$ ) (per pin)	$\pm 250$ mA 4/
Power dissipation ( $P_D$ )	500 mW
Thermal resistance ( $\theta_{JC}$ )	See MIL-STD-1835
Storage temperature range	-65° C to +150° C
Junction temperature ( $T_J$ )	+175° C
Lead temperature (soldering, 10 seconds)	+300° C

### 1.4 Recommended operating conditions. 2/ 3/ 5/

Supply voltage range ( $V_{CC}$ )	+4.5 V dc to +5.5 V dc
Input voltage range ( $V_{IN}$ )	+0.0 V dc to $V_{CC}$
Output voltage range ( $V_{OUT}$ )	+0.0 V dc to $V_{CC}$
Maximum low level input voltage ( $V_{IL}$ )	0.8 V dc
Minimum high level input voltage ( $V_{IH}$ ) 6/	3.0 V dc
Case operating temperature range ( $T_C$ )	-55° C to +125° C
Input edge rate ( $\Delta V/\Delta t$ ) maximum: (from $V_{IN} = 0.8 \text{ V}$ to $2.0 \text{ V}$ , $2.0 \text{ V}$ to $0.8 \text{ V}$ )	125 mV/ns
Maximum high level output current ( $I_{OH}$ )	-24 mA
Maximum low level output current ( $I_{OL}$ )	24 mA

### 1.5 Digital logic testing for device classes Q and V.

Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	XX percent 7/
-----------------------------------------------------------------------------------------	---------------

- 2/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. The maximum junction temperature may be exceeded for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.
- 3/ Unless otherwise noted, all voltages are referenced to GND.
- 4/ For packages with multiple  $V_{CC}$  and GND pins, this value represents the maximum total current flowing into or out of all  $V_{CC}$  or GND pins.
- 5/ Unless otherwise specified, the values listed above shall apply over the full  $V_{CC}$  and  $T_C$  recommended operating range.
- 6/ For dynamic operation, a  $V_{IH}$  level between 2.0 and 3.0 V may be recognized by this device as a high logic level input. For static operation, a  $V_{IH} \geq 2.0 \text{ V}$  will be recognized by this device as a high logic level input. Users are cautioned to verify that this will not affect their system.
- 7/ Values will be added when they become available from the qualified source.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-91723
		REVISION LEVEL	SHEET 3

## 2. APPLICABLE DOCUMENTS

2.1 Government specifications, standards, bulletin, and handbook. Unless otherwise specified, the following specifications, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

### SPECIFICATIONS

#### MILITARY

MIL-M-38510	-	Microcircuits, General Specification for.
MIL-I-38535	-	Integrated Circuits, Manufacturing, General Specification for.

### STANDARDS

#### MILITARY

MIL-STD-480	-	Configuration Control-Engineering Changes, Deviations and Waivers.
MIL-STD-883	-	Test Methods and Procedures for Microelectronics.
MIL-STD-1835	-	Microcircuit Case Outlines.

### BULLETIN

#### MILITARY

MIL-BUL-103	-	List of Standardized Military Drawings (SMD's).
-------------	---	-------------------------------------------------

### HANDBOOK

#### MILITARY

MIL-HDBK-780	-	Standardized Military Drawings.
--------------	---	---------------------------------

(Copies of the specifications, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DoD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

### ELECTRONIC INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 17 - A Standardized Test Procedure for the Characterization of the LATCH-UP in CMOS Integrated Circuits.

JEDEC Standard No. 20 - Standardized for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Eye Street, NW, Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-91723
		REVISION LEVEL	SHEET 4

### 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. This is a fully characterized military detail specification and is suitable for qualification of device classes B and S to the requirements of MIL-M-38510. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535, the device manufacturer's Quality Management (QM) plan, and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V and herein.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 State diagram. The state diagram shall be as specified on figure 4.

3.2.6 Ground bounce waveforms and test circuit. The ground bounce waveforms and test circuit shall be as specified on figure 5.

3.2.7 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 6.

3.2.8 Schematic circuits. The schematic circuits shall be submitted to the preparing activity prior to the inclusion of a manufacturer's device in this drawing and shall be submitted to the qualifying activity as a prerequisite for qualification for device classes B and S. All qualified manufacturer's schematics shall be maintained and available upon request.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range. Test conditions for these specified characteristics and limits are as specified in table I. For device classes B and S, a pin-for-pin conditions and testing sequence for table I parameters shall be maintained and available upon request from the qualifying activity, on qualified devices.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I. Radiation hardness assurance level designators M, D, and R (see MIL-M-38510) in table I are postirradiation end-point electrical parameters.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes B and S shall be in accordance with MIL-M-38510. Marking for device classes Q and V shall be in accordance with MIL-I-38535.

3.5.1 Certification/compliance mark. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes B and S shall be a "J" or "JAN" as required in MIL-M-38510. The certification mark for device classes Q and V shall be a "QML" as required in MIL-I-38535.

3.5.2 Correctness of indexing and marking for device classes B and S. For device classes B and S, all devices shall be subjected to the final electrical tests specified in table II after PIN marking (marked in accordance with MIL-M-38510) to verify that they are correctly indexed and identified by PIN. Optionally, an approved electrical test may be devised especially for this requirement.

3.6 Certificate of compliance. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.3 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.2 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-91723
		REVISION LEVEL	SHEET 5

TABLE I. Electrical performance characteristics.

Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$ $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ unless otherwise specified <u>2</u> /	Device type <u>3</u> / and device class	$V_{CC}$	Group A subgroups	Limits <u>2</u> /		Unit
						Min	Max	
High level output voltage 3006	$V_{OH1}$ <u>4</u> / <u>5</u> /	For all inputs affecting output under test $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{IH} = 3.0\text{ V}$ $V_{IL} = 0.8\text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -50\text{ }\mu\text{A}$	All	4.5 V	1,2,3	4.4		V
	$V_{OH2}$ <u>4</u> /	For all inputs affecting output under test $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{IH} = 3.0\text{ V}$ $V_{IL} = 0.8\text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -50\text{ }\mu\text{A}$	All	5.5 V	1,2,3	5.4		
	$V_{OH3}$ <u>4</u> /	For all inputs affecting output under test $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{IH} = 3.0\text{ V}$ $V_{IL} = 0.8\text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -24\text{ mA}$	All	4.5 V	1,2,3	3.7		
	$V_{OH4}$ <u>4</u> / <u>5</u> /	For all inputs affecting output under test $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{IH} = 3.0\text{ V}$ $V_{IL} = 0.8\text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -24\text{ mA}$	All	5.5 V	1,2,3	4.7		
	$V_{OH5}$ <u>4</u> / <u>6</u> /	For all inputs affecting output under test $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{IH} = 3.0\text{ V}$ $V_{IL} = 0.8\text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -50\text{ mA}$	All	5.5 V	1,2,3	3.85		

See footnotes at end of table.

**STANDARDIZED  
MILITARY DRAWING**  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-91723

REVISION LEVEL

SHEET

6

TABLE I. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method 1/	Symbol	Test conditions -55° C ≤ T <sub>C</sub> ≤ +125° C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V unless otherwise specified 2/	Device type 3/ and device class	V <sub>CC</sub>	Group A subgroups	Limits 2/		Unit	
						Min	Max		
Low level output voltage 3007	V <sub>OL1</sub>  4/ 5/	For all inputs affecting output under test V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>IH</sub> = 3.0 V V <sub>IL</sub> = 0.8 V For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>OL</sub> = 50 μA	All	4.5 V	1,2,3		0.1	V	
	V <sub>OL2</sub>  4/	For all inputs affecting output under test V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>IH</sub> = 3.0 V V <sub>IL</sub> = 0.8 V For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>OL</sub> = 50 μA	All	5.5 V	1,2,3		0.1		
	V <sub>OL3</sub>  4/	For all inputs affecting output under test V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>IH</sub> = 3.0 V V <sub>IL</sub> = 0.8 V For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>OL</sub> = 24 mA	All B,S,Q,V	4.5 V	1,3		0.4		
					2		0.5		
			All M		1		0.4		
					2,3		0.5		
	V <sub>OL4</sub>  4/ 5/	For all inputs affecting output under test V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>IH</sub> = 3.0 V V <sub>IL</sub> = 0.8 V For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>OL</sub> = 24 mA	All B,S,Q,V	5.5 V	1,3		0.4		
					2		0.5		
			All M		1		0.4		
					2,3		0.5		
	V <sub>OL5</sub>  4/ 6/	For all inputs affecting output under test V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>IH</sub> = 3.0 V V <sub>IL</sub> = 0.8 V For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND I <sub>OL</sub> = 50 mA	All	5.5 V	1,2,3		1.65		

See footnotes at end of table.

**STANDARDIZED  
MILITARY DRAWING**  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-91723

REVISION LEVEL

SHEET

7

TABLE I. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method <u>1/</u>	Symbol	Test conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$ $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ unless otherwise specified <u>2/</u>	Device type <u>3/</u> and device class	$V_{CC}$	Group A subgroups	Limits <u>2/</u>		Unit
						Min	Max	
Positive input clamp voltage 3022	$V_{IC+}$	$V_{CC} = \text{GND}$ For input under test $I_{IN} = 1\text{ mA}$	All B,S,Q,V		1	0.4	1.5	V
Negative input clamp voltage 3022	$V_{IC-}$	$V_{CC} = \text{Open}$ For input under test $I_{IN} = -1\text{ mA}$	All B,S,Q,V		1	-0.4	-1.5	V
Input capacitance 3012	$C_{IN}$	See 4.4.1c $T_C = +25^{\circ}\text{C}$	01 All	GND	4		10	pF
Power dissipation capacitance	$C_{PD}$ <u>2/</u>	See 4.4.1c $T_C = +25^{\circ}\text{C}$	01 All	5.0 V	4		45	pF
Quiescent supply current delta, TTL input levels 3005	$\Delta I_{CC}$ <u>8/</u>	For input under test $V_{IN} = V_{CC} - 2.1\text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND	All B,S,Q,V	5.5 V	3		1.6	mA
					1,2		1.0	
			All M		1,2,3		1.6	
Quiescent supply current output high 3005	$I_{CCH}$	For all inputs $V_{IN} = V_{CC}$ or GND	All B,S,Q,V	5.5 V	1		2.0	$\mu\text{A}$
					2		40.0	
			All M		1		8.0	
					2,3		160	
Quiescent supply current output low 3005	$I_{CCL}$	For all inputs $V_{IN} = V_{CC}$ or GND	All B,S,Q,V	5.5 V	1		2.0	$\mu\text{A}$
					2		40.0	
			All M		1		8.0	
					2,3		160	
Input current low 3009	$I_{IL}$	For input under test $V_{IN} = \text{GND}$ For all other inputs $V_{IN} = V_{CC}$ or GND	All B,S,Q,V	5.5 V	1		-0.1	$\mu\text{A}$
					2		-1.0	
			All M		1		-0.1	
					2,3		-1.0	
Input current high 3010	$I_{IH}$	For input under test $V_{IN} = V_{CC}$ For all other inputs $V_{IN} = V_{CC}$ or GND	All B,S,Q,V	5.5 V	1		+0.1	$\mu\text{A}$
					2		+1.0	
			All M		1		+0.1	
					2,3		+1.0	

See footnotes at end of table.

**STANDARDIZED  
MILITARY DRAWING**  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-91723

REVISION LEVEL

SHEET

8



TABLE I. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method <u>1/</u>	Symbol	Test conditions $-55^{\circ}\text{C} \leq T_C \leq +125^{\circ}\text{C}$ $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ unless otherwise specified <u>2/</u>	Device type <u>3/</u> and device class	$V_{CC}$	Group A subgroups	Limits <u>2/</u>		Unit
						Min	Max	
Low level ground bounce noise	$V_{GBL}$ <u>9/</u>	$V_{LD} = 2.5\text{ V}$ , $I_{OL} = +24\text{ mA}$ , (see figure 4)	All B,S,Q,V	4.5 V	4		1000	mV
High level ground bounce noise	$V_{GBH}$ <u>9/</u>	$V_{LD} = 2.5\text{ V}$ , $I_{OH} = -24\text{ mA}$ , (see figure 4)	All B,S,Q,V	4.5 V	4		1000	mV
Latch-up input/output over-voltage	$I_{CC}$ (0/V1) <u>10/</u>	$t_W \geq 100\text{ }\mu\text{s}$ $t_{cool} \geq t_W$ $5\text{ }\mu\text{s} \leq t_r \leq 5\text{ ms}$ $5\text{ }\mu\text{s} \leq t_f \leq 5\text{ ms}$ $V_{test} = 6.0\text{ V}$ $V_{CCQ} = 5.5\text{ V}$ $V_{over} = 10.5\text{ V}$	All B,S,Q,V	5.5 V	2		200	mA
Latch-up input/output positive over-current	$I_{CC}$ (0/I1+) <u>10/</u>	$t_W \geq 100\text{ }\mu\text{s}$ $t_{cool} \geq t_W$ $5\text{ }\mu\text{s} \leq t_r \leq 5\text{ ms}$ $5\text{ }\mu\text{s} \leq t_f \leq 5\text{ ms}$ $V_{test} = 6.0\text{ V}$ $V_{CCQ} = 5.5\text{ V}$ $I_{trigger} = +120\text{ mA}$	All B,S,Q,V	5.5 V	2		200	mA
Latch-up input/output negative over-current	$I_{CC}$ (0/I1-) <u>10/</u>	$t_W \geq 100\text{ }\mu\text{s}$ $t_{cool} \geq t_W$ $5\text{ }\mu\text{s} \leq t_r \leq 5\text{ ms}$ $5\text{ }\mu\text{s} \leq t_f \leq 5\text{ ms}$ $V_{test} = 6.0\text{ V}$ $V_{CCQ} = 5.5\text{ V}$ $I_{trigger} = -120\text{ mA}$	All B,S,Q,V	5.5 V	2		200	mA
Latch-up supply over-voltage	$I_{CC}$ (0/V2) <u>10/</u>	$t_W \geq 100\text{ }\mu\text{s}$ $t_{cool} \geq t_W$ $5\text{ }\mu\text{s} \leq t_r \leq 5\text{ ms}$ $5\text{ }\mu\text{s} \leq t_f \leq 5\text{ ms}$ $V_{test} = 6.0\text{ V}$ $V_{CCQ} = 5.5\text{ V}$ $V_{over} = 9.0\text{ V}$	All B,S,Q,V	5.5 V	2		100	mA

See footnotes at end of table.

**STANDARDIZED  
MILITARY DRAWING**  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-91723

REVISION LEVEL

SHEET

9

TABLE I. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method <u>1/</u>	Symbol	Test conditions $-55^{\circ}\text{C} \leq T_{\text{C}} \leq +125^{\circ}\text{C}$ $4.5\text{ V} \leq V_{\text{CC}} \leq 5.5\text{ V}$ unless otherwise specified <u>2/</u>	Device type <u>3/</u> and device class	$V_{\text{CC}}$	Group A subgroups	Limits <u>2/</u>		Unit
						Min	Max	
Truth table test output voltage 3014	<u>11/</u>	$V_{\text{IL}} = 0.4\text{ V}$ $V_{\text{IH}} = 3.0\text{ V}$ Verify output $V_{\text{O}}$	All	4.5 V	7,8	L	H	
		$V_{\text{IL}} = 0.4\text{ V}$ $V_{\text{IH}} = 3.0\text{ V}$ Verify output $V_{\text{O}}$	All M	5.5 V	7,8	L	H	
Propagation delay time, CP to Qn (count mode) 3003	$t_{\text{PHL}}$ , $t_{\text{PLH}}$ <u>12/ 13/</u>	$C_{\text{L}} = 50\text{ pF}$ minimum, $R_{\text{L}} = 500\Omega$ , (See figure 6)	01 B,S,Q,V	4.5 V	9,11	1.0	9.5	ns
					10	1.0	10.5	
			All M		9	1.0	9.5	
					10,11	1.0	10.5	
Propagation delay time, CP to Qn (load mode) 3003	$t_{\text{PHL}}$ , $t_{\text{PLH}}$ <u>12/ 13/</u>	$C_{\text{L}} = 50\text{ pF}$ minimum, $R_{\text{L}} = 500\Omega$ , (See figure 6)	01 B,S,Q,V	4.5 V	9,11	1.0	9.0	ns
					10	1.0	10.0	
			All M		9	1.0	9.0	
					10,11	1.0	10.0	
Propagation delay time, CP to TC (CET = H) 3003	$t_{\text{PHL}}$ , $t_{\text{PLH}}$ <u>12/ 13/</u>	$C_{\text{L}} = 50\text{ pF}$ minimum, $R_{\text{L}} = 500\Omega$ , (See figure 6)	01 B,S,Q,V	4.5 V	9,11	1.0	12.0	ns
					10	1.0	13.0	
			01 M		9	1.0	12.0	
					10,11	1.0	13.0	
Propagation delay time, CET to TC 3003	$t_{\text{PHL}}$ , $t_{\text{PLH}}$ <u>12/ 13/</u>	$C_{\text{L}} = 50\text{ pF}$ minimum, $R_{\text{L}} = 500\Omega$ , (See figure 6)	01 B,S,Q,V	4.5 V	9,11	1.0	9.0	ns
					10	1.0	9.5	
			01 M		9	1.0	9.0	
					10,11	1.0	9.5	
Maximum clock frequency 3003	$f_{\text{MAX}}$	$C_{\text{L}} = 50\text{ pF}$ minimum, $R_{\text{L}} = 500\Omega$ , (See figure 6) See 4.4.1f	01 B,S,Q,V	4.5 V	9,11	95		MHz
					10	85		
			01 M		9	95		
					10,11	85		

See footnotes at end of table.

**STANDARDIZED  
MILITARY DRAWING**  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-91723

REVISION LEVEL

SHEET

10

TABLE I. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method <u>1/</u>	Symbol	Test conditions -55° C ≤ T <sub>C</sub> ≤ +125° C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V unless otherwise specified <u>2/</u>		Device type <u>3/</u> and device class	V <sub>CC</sub>	Group A subgroups	Limits <u>2/</u>		Unit			
							Min	Max				
Input setup time, high or low	t <sub>s</sub>	C <sub>L</sub> = 50 pF minimum, R <sub>L</sub> = 500Ω (See figure 6) See 4.4.1g	<u>PE to CP</u>	01 B,S,Q,V	4.5 V	9,11	8.5	ns				
			<u>Pn to CP</u>			10	11.5					
			<u>SR to CP</u>			9,11	10.0					
			<u>CEP, CET to CP</u>			10	13.5					
			<u>PE to CP</u>			9,11	10.0					
			<u>Pn to CP</u>			10	13.5					
			<u>SR to CP</u>	9,11		5.5						
			<u>CEP, CET to CP</u>	10		7.0						
			01 M	9		8.5						
				10,11		11.5						
				9		10.0						
				10,11		13.5						
9	10.0											
10,11	13.5											
Input hold time, high or low	t <sub>h</sub>	C <sub>L</sub> = 50 pF minimum, R <sub>L</sub> = 500Ω (See figure 6) See 4.4.1g	<u>PE to CP</u>	01 B,S,Q,V		9,10,11	0.0	ns				
			<u>Pn to CP</u>			0.5						
			<u>SR to CP</u>			0.0						
			<u>CEP, CET to CP</u>			9, 10	0.0					
			<u>PE to CP</u>	01 M		11	0.5					
			<u>Pn to CP</u>			9,10,11	0.0					
			<u>SR to CP</u>			0.0						
			<u>CEP,CET to CP</u>			0.0						
			9			0.0						
			10,11			0.5						
			Clock pulse width (high and low) (count, load modes)	t <sub>w</sub>		C <sub>L</sub> = 50 pF minimum, R <sub>L</sub> = 500Ω, (See figure 6) See 4.4.1g	<u>01 B,S,Q,V</u>		4.5 V	9,10,11	5.0	ns
							01 M				5.0	

See footnotes at end of table.

**STANDARDIZED  
MILITARY DRAWING**  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-91723

REVISION LEVEL

SHEET

11

TABLE I. Electrical performance characteristics - Continued.

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g.  $\Delta I_{CC}$ ), utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
- $V_{IC}$  (pos) tests, the GND terminal can be open.  $T_C = +25^\circ\text{C}$ .
  - $V_{IC}$  (neg) tests, the  $V_{CC}$  terminal shall be open.  $T_C = +25^\circ\text{C}$ .
  - All  $I_{CC}$  and  $\Delta I_{CC}$  tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- Additional detailed information on qualified devices (i.e., pin for pin conditions and testing sequence) is available from the qualifying activity (DESC-EQM) upon request. For negative and positive voltage and current values: The sign designates the potential difference in reference to GND and the direction of current flow respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 3/ The word "All" in the device type and device class column, means all device types and classes.
- 4/ For dynamic operation, a  $V_{IH}$  level between 2.0 V and 3.0 V may be recognized by this device as a high logic level input. For static operation, a  $V_{IH} \geq 2.0\text{ V}$  will be recognized by this device as a high logic level input. Users are cautioned to verify that this will not affect their system.
- 5/ For device classes B and S, this test is guaranteed, if not tested, to the limits specified in table I.
- 6/ Transmission driving tests are performed at  $V_{CC} = 5.5\text{ V}$  dc with a 2 ms duration maximum. This test may be performed using  $V_{IN} = V_{CC}$  or GND. When  $V_{IN} = V_{CC}$  or GND is used, the test is guaranteed for  $V_{IN} = 2.0\text{ V}$  or 0.8 V.
- 7/ Power dissipation capacitance ( $C_{PD}$ ) determines the no load dynamic power consumption,  $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$ . The dynamic current consumption,  $I_S = (C_{PD} + C_L) V_{CC}f + I_{CC} + n \times d \times \Delta I_{CC}$ . For both  $P_D$  and  $I_S$ : n is the number of device inputs at TTL levels, f is the frequency of the input signal; and d is the duty cycle of the input signal.
- 8/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at  $V_{IN} = V_{CC} - 2.1\text{ V}$  (alternate method). Classes B, S, Q, and V shall use the preferred method. When the test is performed using the alternate test method: The maximum limit is equal to the number of inputs at a high TTL input level times 1.6 mA; and the preferred method and limits are guaranteed.
- 9/ This test is for qualification only. Ground bounce tests are performed on a nonswitching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture with all outputs fully dc loaded ( $I_{OL}$  maximum and  $I_{OH}$  maximum = i.e.,  $\pm 24\text{ mA}$ ) and 50 pF of load capacitance (see figure 4). The loads must be located as close as possible to the device output. Inputs are then conditioned with 1 MHz pulse ( $t_r = t_f = 3.5 \pm 1.5\text{ ns}$ ) switching simultaneously and in phase such that one output is forced low and all others (possible) are switched. The low level ground bounce noise is measured at the quiet output using a F.E.T. oscilloscope probe with at least 1 M $\Omega$  impedance. Measurement is taken from the peak of the largest positive pulse with respect to the nominal low level output voltage (see figure 4). The device inputs are then conditioned such that the output under test is at a high nominal  $V_{OH}$  level. The high level ground bounce measurement is then measured from nominal  $V_{OH}$  level to the largest negative peak. This procedure is repeated such that all outputs are tested at a high and low level with a maximum number of outputs switching.
- 10/ See JEDEC Standard No. 17 for electrically induced latch-up test methods and procedures. The values listed for  $V_{trigger}$ ,  $I_{trigger}$  and  $V_{over}$ , are to be accurate within  $\pm 5$  percent.
- 11/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices.  $H \geq 2.5\text{ V}$ ,  $L < 2.5\text{ V}$ ; high inputs = 3.0 V and low inputs = 0.4 V. The input voltage levels have the allowable tolerances in accordance with MIL-STD-883 already incorporated. The  $V_{IH}$  level used for functional testing shall be 3.0 V  $\pm 0$  percent.
- 12/ Device classes B and S are tested at  $V_{CC} = 4.5\text{ V}$  at  $T_C = +125^\circ\text{C}$  for sample testing and at  $V_{CC} = 4.5\text{ V}$  at  $T_C = +25^\circ\text{C}$  for screening. Other voltages of  $V_{CC}$  and temperatures are guaranteed, if not tested, see 4.4.1d.
- 13/ AC limits at  $V_{CC} = 5.5\text{ V}$  are equal to the limits at  $V_{CC} = 4.5\text{ V}$  and guaranteed by testing at  $V_{CC} = 4.5\text{ V}$ . Minimum ac limits for  $V_{CC} = 5.5\text{ V}$  are 1.0 ns and guaranteed by guardbanding the  $V_{CC} = 4.5\text{ V}$  minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

**STANDARDIZED  
MILITARY DRAWING**  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-91723

REVISION LEVEL

SHEET

12

Device type	01	
Case outlines	E	2
Terminal number	Terminal symbol	
1	$\overline{\text{SR}}$	$\overline{\text{NC}}$
2	CP	MR
3	P <sub>0</sub>	CP
4	P <sub>1</sub>	P <sub>0</sub>
5	P <sub>2</sub>	P <sub>1</sub>
6	P <sub>3</sub>	NC
7	CEP	P <sub>2</sub>
8	GND	P <sub>3</sub>
9	PE	CEP
10	CET	GND
11	Q <sub>3</sub>	$\overline{\text{NC}}$
12	Q <sub>2</sub>	PE
13	Q <sub>1</sub>	CET
14	Q <sub>0</sub>	Q <sub>3</sub>
15	TC	Q <sub>2</sub>
16	V <sub>CC</sub>	NC
17	---	Q <sub>1</sub>
18	---	Q <sub>0</sub>
19	---	TC
20	---	V <sub>CC</sub>

PIN description	
Terminal symbol	Description
CEP	Count enable parallel control input
CET	Count enable trickle control input
CP	Clock pulse timing input (active rising edge)
$\overline{\text{SR}}$	Synchronous master reset control input (active low)
P <sub>0-3</sub>	Parallel data inputs
$\overline{\text{PE}}$	Parallel enable control input (active low)
Q <sub>0-3</sub>	Flip-flop outputs
TC	Terminal count output

FIGURE 1. Terminal connections.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-91723
		REVISION LEVEL	SHEET 13

$\overline{\text{SR}}$	$\overline{\text{PE}}$	CET	CEP	Function
L	X	X	X	Reset ( $Q_n = L$ , $TC = L$ ) (See note 1)
H	L	X	X	Load ( $Q_n = P_n$ ) (See notes 1 and 2)
H	H	H	H	Count (See notes 1, 2, and 3)
H	H	L	X	No change (See notes 1, 2, and 4)
H	H	X	L	No change (See notes 1, 2, and 4)

H = High voltage level steady-state.  
L = Low voltage level steady-state.  
X = Don't care.

NOTES:

1. Action occurs on the rising edge of the clock (CP) input when the appropriate setup, hold, and pulse width timing requirements have been met in table I herein.
2.  $TC = H$ , whenever the conditions satisfy the logic equation,  $TC = Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet CET$  are valid. For any other conditions,  $TC = L$ .  
The TC output will react to the CET input independent of the clock input.  
The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers, or counters.
3. For the counting sequence, see the state diagram on figure 4.
4. Outputs maintain their current output state. For TC, the conditions in note 3 apply.

FIGURE 2. Truth table.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	<b>SIZE A</b>		5962-91723
		<b>REVISION LEVEL</b>	<b>SHEET</b> 14




FIGURE 3. Logic diagram.




FIGURE 4. State diagram.

**STANDARDIZED  
MILITARY DRAWING**  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444


SIZE  
**A**

5962-91723

REVISION LEVEL

SHEET

15



NOTE: Resistor and capacitor tolerances =  $\pm 10\%$ .

FIGURE 5. Ground bounce waveforms and test circuit.

**STANDARDIZED  
MILITARY DRAWING**  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-91723

REVISION LEVEL

SHEET

16






FIGURE 6. Switching waveforms and test circuit.

**STANDARDIZED  
MILITARY DRAWING**  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444




SIZE  
**A**

5962-91723

REVISION LEVEL

SHEET

17



NOTES:

1.  $C_L$  = 50 pF minimum or equivalent (includes test jig and probe capacitance).
2.  $R_L$  = 500 $\Omega$  or equivalent.
3.  $R_T$  = 50 $\Omega$  or equivalent.
4. Input signal from pulse generator:  $V_{IN}$  = 0.0 V to 3.0 V; PRR  $\leq$  10 MHz;  $t_r \leq$  3 ns;  $t_f \leq$  3 ns; duty cycle = 50 percent.
5. Timing parameters shall be tested at a minimum input frequency of 1 MHz.

FIGURE 6. Switching waveforms and test circuit - Continued.

STANDARDIZED  
MILITARY DRAWING  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-91723

REVISION LEVEL

SHEET

18

3.7 Certificate of conformance. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or device classes B and S in MIL-M-38510 or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-480.

3.9 Verification and review for device class M. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device classes M, B, and S. Device classes M, B, and S devices covered by this drawing shall be in microcircuit group number 40 (see MIL-M-38510, appendix E).

3.11 Serialization for device class S. All device class S devices shall be serialized in accordance with MIL-M-38510.

3.12 Substitution. Substitution data shall be as indicated in the appendix herein.

#### 4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. For device class M, sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein). For device class B, sampling and inspection procedures shall be in accordance with MIL-M-38510 and method 5005 of MIL-STD-883, except as modified herein. For device class S, sampling and inspection procedures shall be in accordance with MIL-M-38510, and methods 5005 and 5007 of MIL-STD-883, except as modified herein. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 and the device manufacturer's QM plan.

4.1.1 Burn-in and life test circuits. For device classes B and S, the burn-in and life test circuits shall be constructed so that the devices are stressed at the maximum operating conditions stated in 4.2.1a(5) or 4.2.1a(6) as applicable, or equivalent as approved by the qualifying activity.

4.2 Screening. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes B and S, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-I-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. The following additional criteria shall apply.

##### 4.2.1 Additional criteria for device classes M, B, and S.

###### a. Burn-in test, method 1015 of MIL-STD-883.

- (1) Test condition A, B, C, or D. For device class M, the test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device classes B and S, the test circuit shall be submitted to the qualifying activity. For device classes M, B, and S, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- (2)  $T_A = +125^\circ\text{C}$ , minimum.
- (3) Delete the sequence specified in 3.1.10 through 3.1.14 of method 5004 and substitute the first seven test requirements of table II herein.
- (4) Unless otherwise specified, the requirements for device class B in method 1015 of MIL-STD-883 shall be followed for device class M.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-91723
		REVISION LEVEL	SHEET 19

TABLE II. Electrical test requirements.

Test requirements, MIL-STD-883 test method (one-part one-part number reference paragraph)	Subgroups 1/ (in accordance with MIL-STD-883, method 5005, table I)			Subgroups (in accordance with 1/ MIL-I-38535, table III)	
	Device class M	Device 2/ class B	Device 2/ class S	Device class Q	Device class V
Interim electrical parameters, method 5004		1	1	1	1
Static burn-in I, method 1015 (see 4.2.1a)	3/	Not required	Required 4/	Not required	Required 4/
Interim electrical parameters, method 5004 (see 4.2.1b)			1 5/		1 5/
Static burn-in II, method 1015 (see 4.2.1a)	3/	Required 6/	Required 4/	Required 6/	Required 4/
Interim electrical parameters, method 5004 (see 4.2.1b)		1 2/ 5/	1 2/ 5/	1 2/ 5/	1 2/ 5/
Dynamic burn-in I, method 1015 (see 4.2.1a)	3/	Not required	Required 4/	Not required	Required 4/
Interim electrical parameters, method 5004 (see 4.2.1b)			1 5/		1 5/
Final electrical parameters, method 5004	1,2,3,7, 2/ 8,9	1,2, 2/ 6/ 7,9	1,2,7,9 2/	1,2,3, 2/ 6/ 7,8,9,10,11	1,2,3, 2/ 7,8,9,10,11
Group A test requirements, method 5005 (see 4.4.1)	1,2,3,4,7, 8,9,10,11	1,2,3,4,7, 8,9,10,11	1,2,3,4,7, 8,9,10,11	1,2,3,4,7, 8,9,10,11	1,2,3,4,7, 8,9,10,11
Group B end-point electrical parameters, method 5005 (see 4.4.2)			1,2,3,7, 5/ 8,9,10,11		
Group C end-point electrical parameters, method 5005 (see 4.4.3)	1,2,3	1,2 5/		1,2,3 5/	1,2,3,7, 5/ 8,9,10,11
Group D end-point electrical parameters, method 5005 (see 4.4.4)	1,2,3	1,2	1,2,3	1,2,3	1,2,3
Group E end-point electrical parameters, method 5005 (see 4.4.5)	1,7,9	1,7,9	1,7,9	1,7,9	1,7,9

- 1/ Blank spaces indicate tests are not applicable.  
2/ PDA applies to subgroup 1 (see 4.2.3). For device classes S and V, PDA applies to subgroups 1 and 7 (see 4.2.3).  
3/ The burn-in shall meet the requirements of 4.2.1a herein.  
4/ On all class S lots, the device manufacturer shall maintain read-and-record data (as a minimum on disk) for burn-in electrical parameters (group A, subgroup 1), in accordance with test method 5004 of MIL-STD-883. For preburn-in and interim electrical parameters the read-and-record requirements are for delta measurements only.  
5/ Delta limits shall be required only on table I, subgroup 1. The delta values shall be computed with reference to the previous interim electrical parameters. The delta limits are specified in table III.  
6/ The device manufacturer may at his option either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias) or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). When the manufacturer elects to perform the subgroup 1 electrical parameter measurements without delta measurements, there is no requirement to perform the preburn-in electrical tests (first interim electrical parameters test in table II).

**STANDARDIZED  
MILITARY DRAWING**  
DEFENSE ELECTRONICS SUPPLY CENTER  
DAYTON, OHIO 45444

SIZE  
**A**

5962-91723

REVISION LEVEL

SHEET  
20

TABLE III. Delta limits at +25° C

Parameter 1/	Device types	Limits
$I_{CCH}$ , $I_{CCL}$	All	$\pm 100$ nA

1/ These parameters shall be recorded before and after the required burn-in and life tests to determine delta limits.

- (5) Static burn-in, test condition A, test method 1015 of MIL-STD-883. Test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table I of method 1015 for class B devices.
- (a) For static burn-in I, all inputs shall be connected to GND. Outputs may be open or connected to  $V_{CC}/2 \pm 0.5$  V. Resistors R1 are optional on both inputs and open outputs, and required on outputs connected to  $V_{CC}/2 \pm 0.5$  V. R1 = 220 $\Omega$  to 47 k $\Omega$ .
  - (b) For static burn-in II, all inputs shall be connected through the R1 resistors to  $V_{CC}$ . Outputs may be open or connected to  $V_{CC}/2 \pm 0.5$  V. Resistors R1 are optional on open outputs, and required on outputs connected to  $V_{CC}/2 \pm 0.5$  V. R1 = 220 $\Omega$  to 47 k $\Omega$ .
  - (c)  $V_{CC} = 5.5$  V  $\pm 0.5$  V.
- (6) Dynamic burn-in, test condition D, method 1015 of MIL-STD-883,
- (a) Input resistors = 220 $\Omega$  to 2 k $\Omega$   $\pm 20$  percent.
  - (b) Output resistors = 220 $\Omega$   $\pm 20$  percent.
  - (c)  $V_{CC} = 5.5$  V  $\pm 0.5$  V.
  - (d) The clock input (CP) shall be connected through resistors to a clock pulse (CP). All other inputs shall be connected through the resistors in parallel to  $V_{CC}$ . Outputs shall be connected through the resistors to  $V_{CC}/2 \pm 0.5$  V.
  - (e) CP = 25 kHz to 1 MHz square wave; duty cycle = 50 percent  $\pm 15$  percent;  $V_{IH} = 4.5$  V to  $V_{CC}$ ,  $V_{IL} = 0$  V  $\pm 0.5$  V;  $t_r$ ,  $t_f \leq 100$  ns.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. For class S devices, post dynamic burn-in, or class B devices, post static burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.

#### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-I-38535.

<p style="text-align: center;"><b>STANDARDIZED MILITARY DRAWING</b></p> <p style="text-align: center;">DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</p>	SIZE <b>A</b>		5962-91723
		REVISION LEVEL	SHEET 21

#### 4.2.3 Percent defective allowable (PDA).

- a. The PDA for class S devices shall be five percent for static burn-in and five percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in.
- b. Static burn-in I and II failures shall be cumulative for determining the PDA.
- c. The PDA for class B devices shall be in accordance with MIL-M-38510 for static burn-in. Dynamic burn-in is not required.
- d. The PDA for class M devices shall be in accordance with MIL-M-38510 for static burn-in and dynamic burn-in.
- e. Those devices whose measured characteristics, after burn-in, exceed the specified delta limits or electrical parameter limits specified in table I, subgroup 1, are defective and shall be removed from the lot. The verified number of failed devices times 100 divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PDA.

#### 4.3 Qualification inspection.

4.3.1 Qualification inspection for device classes B and S. Qualification inspection for device classes B and S shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.3.2 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.3.3 Electrostatic discharge sensitivity (ESDS) qualification inspection. ESDS testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification. For device classes B, S, Q, and V, only those device types that pass ESDS testing at 2,000 volts or greater shall be considered as conforming to the requirements of this specification.

4.4 Conformance inspection. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Quality conformance inspection for device classes B and S shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed for device classes M, B, and S shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

#### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Latch-up and ground bounce tests are required for device classes B, S, Q, and V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up and ground-bounce tests, test all applicable pins on five devices with zero failures.
- c.  $C_{IN}$  and  $C_{PD}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  shall be measured between the designated terminal and GND at a frequency of 1 MHz.  $C_{PD}$  shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For  $C_{IN}$  and  $C_{PD}$ , test all applicable pins on five devices with zero failures.
- d. For device classes B and S, subgroups 9 and 11 tests shall be measured only for initial qualification and after process or design changes which may affect dynamic performance.
- e. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall test all possible input to output logic patterns. For device classes B and S, subgroups 7 and 8 tests shall be sufficient to verify the truth table as approved by the qualifying activity. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-91723
		REVISION LEVEL	SHEET 22

- f. For device classes B and S,  $f_{MAX}$  shall be measured only for initial qualification and after process or design changes which may affect the device frequency. Test all applicable pins on 22 devices with zero failures.
- g. For device classes B and S,  $t_s$ ,  $t_h$ , and  $t_w$  shall be guaranteed, if not tested, to the limits specified in table I.

4.4.2 Group B inspection. The group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady-state life tests, the test circuit shall be submitted to the qualifying activity.

- a. Class S steady-state life (accelerated) shall be conducted using test condition D of method 1005 of MIL-STD-883 and the circuit described in 4.2.1a6 herein, or equivalent as approved by the qualifying activity. The actual test circuit used shall be submitted to the qualifying activity.
- b. End-point electrical parameters shall be as specified in table II herein. Delta limits shall apply only to subgroup 5 of group B inspections and shall consist of tests specified in table III herein.

4.4.3 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.3.1 Additional criteria for device classes M and B. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. End-point electrical parameters shall be as specified in table II herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table III herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - (1) Test condition A, B, C, or D. For device class M, the test circuit shall maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. For device class B, the test circuit shall be submitted to the qualifying activity. For device classes M and B, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
  - (2)  $T_A = +125^\circ\text{C}$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
  - (4) Unless otherwise notes, the requirements for device class B in method 1005 of MIL-STD-883 shall be followed for device type M.

4.4.3.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883. End-point electrical parameters shall be as specified in table II herein.

4.4.5 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes B, S, Q, and V shall be M, D, R, and H and for device class M shall be M and D. RHA quality conformance inspection sample tests shall be performed at the RHA level specified in the acquisition document.

- a. RHA tests for device classes B and S for levels M, D, R, and H or for device class M for levels M and D shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
- b. End-point electrical parameters shall be as specified in table II herein.
- c. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.

<b>STANDARDIZED MILITARY DRAWING</b> DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	<b>SIZE A</b>		5962-91723
		REVISION LEVEL	SHEET 23

- d. For device classes M, B, and S, the devices shall be subjected to radiation hardness assured tests as specified in MIL-M-38510 for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$ , after exposure, to the subgroups specified in table II herein.
- e. For device classes M, B, and S, subgroups 1 and 2 in table V, method 5005 of MIL-STD-883 shall be tested as appropriate for device construction. For device classes Q and V, subgroups 1 and 2 of table VII or table X (appendix B) of MIL-I-38535 shall be tested as appropriate for device construction.
- f. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

4.4.5.1 Total dose irradiation testing. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, and as specified herein.

- a. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization.

4.4.5.1.1 Accelerated aging test. Accelerated aging shall be performed on class M, B, S, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end point electrical parameter limits shall be as specified in table I herein and shall be the preirradiation end point electrical parameter limit at  $25^\circ\text{C} \pm 5^\circ\text{C}$ . Testing shall be performed at initial qualification and after any design or process changes which may effect the RHA response of the device.

4.5 Methods of inspection. Methods of inspection shall be specified as follows.

4.5.1 Voltage and current. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510 for device classes M, B, and S and MIL-I-38535 for device classes Q and V.

## 6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device classes B and Q devices will replace device class M devices.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).

6.3 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

6.4 Comments. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444, or telephone (513) 296-5377.

<p style="text-align: center;"><b>STANDARDIZED MILITARY DRAWING</b></p> <p style="text-align: center;">DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</p>	SIZE <b>A</b>		5962-91723
		REVISION LEVEL	SHEET 24



6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined as follows:

GND -----	Ground zero voltage potential.
I <sub>CC</sub> -----	Quiescent supply current.
I <sub>IL</sub> -----	Input current low.
I <sub>IH</sub> -----	Input current high.
T <sub>C</sub> -----	Case temperature.
T <sub>A</sub> -----	Ambient temperature.
V <sub>CC</sub> -----	Positive supply voltage.
C <sub>IN</sub> -----	Input terminal-to-GND capacitance.
C <sub>PD</sub> -----	Power dissipation capacitance.
V <sub>IC+</sub> -----	Positive input clamp voltage.
V <sub>IC-</sub> -----	Negative input clamp voltage.
t <sub>w</sub> -----	Trigger duration (width).
O/V -----	Latch-up over-voltage.
O/I -----	Latch-up over-current.

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the four major microcircuit requirements documents (MIL-M-38510, MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The four military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all four documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Example PIN			
<u>Military documentation format</u>	<u>under new system</u>	<u>Manufacturing source listing</u>	<u>Document listing</u>
New MIL-M-38510 Military Detail Specifications (in the SMD format)	5962-XXXXXZZ(B or S)YY (Part 1 or 2)	QPL-38510	MIL-BUL-103
New MIL-H-38534 Standardized Military Drawings	5962-XXXXXZZ(H or K)YY	QML-38534	MIL-BUL-103
New MIL-I-38535 Standardized Military Drawings	5962-XXXXXZZ(Q or V)YY	QML-38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standardized Military Drawings	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

#### 6.7 Sources of supply.

6.7.1 Sources of supply for device classes B and S. Sources of supply for device classes B and S are listed in QPL-38510.

6.7.2 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.

6.7.3 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

<p align="center"><b>STANDARDIZED MILITARY DRAWING</b></p> <p align="center">DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444</p>	<p align="center">SIZE <b>A</b></p>		<p align="center">5962-91723</p>
		<p align="center">REVISION LEVEL</p>	<p align="center">SHEET 25</p>

# STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 92-12-23

Approved sources of supply for SMD 5962-91723 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1/</u>
5962-9172301MEX	27014	54ACT163DMQB
5962-9172301MFX	27014	54ACT163FMQB
5962-9172301M2X	27014	54ACT163LMQB

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

27014

Vendor name and address

National Semiconductor  
2900 Semiconductor Drive  
P.O. Box 58090  
Santa Clara, CA 95052-8090  
Point of contact: 333 Western Avenue  
South Portland, ME 04106

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.